

CFG Gemini

***Release Notes***

**Version: GEMINI-19.01**

**Revision: A.0**

**Intel Confidential**

Copyright © 2019, Intel Corporation. All rights reserved.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\* Other names and brands may be claimed as the property of others.

This document contains information on products in the design phase of development.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED OR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your Intel account manager or distributor to obtain the latest specifications and before placing your product order.

Copies of documents that have an order number and are referenced in this document or in other Intel literature can be obtained from your Intel account manager or distributor.

CFG Gemini 19.01 Release Notes

About This Document

This document lists the release notes for CFG Gemini. Using CFG NocStudio, users can define NoC architectures, describe specifications and requirements, optimize the NoC design and finally generate the NoC IP files such as RTL, testbench, synthesis scripts, NoC IP documentation etc.

Audience

This document is intended for users of NocStudio:

* NoC Architects
* NoC Designers
* SoC Architects

Prerequisite

Before proceeding, you should generally understand:

* Basics of Network on Chip technology
* AMBA interconnect standards

Related Documents

The following documents can be used as a reference to this document.

* CFG NocStudio Gemini User Manual
* CFG Gemini IP Integration Spec

Customer Support

For technical support about this product and general information, contact CFG Support.

Revision History

|  |  |  |
| --- | --- | --- |
| Revision | Date | Updates |
| 0.0 | Jan 07, 2019 | Initial Version |
| A.0 | Feb 24, 2019 | Hot fixes:   1. NocStudio PerfSim when sim\_aid\_enable = yes 2. CSB address range 3. Address width correction for Synopsys PA   Enhancements:   1. UPF updates |

Contents

[About This Document 3](#_Toc2087841)

[Audience 3](#_Toc2087842)

[Prerequisite 3](#_Toc2087843)

[Related Documents 3](#_Toc2087844)

[Customer Support 3](#_Toc2087845)

[1 Deliverables 9](#_Toc2087846)

[2 Installation 10](#_Toc2087847)

[2.1 Licensing 10](#_Toc2087848)

[2.2 Deliverables / Tarball set 10](#_Toc2087849)

[3 Feature Updates 12](#_Toc2087850)

[3.1 Configurable Slave Block 12](#_Toc2087851)

[3.2 Revised Register Names 12](#_Toc2087852)

[3.3 UPF Support 12](#_Toc2087853)

[3.4 Address Filtering With Reject Ranges 12](#_Toc2087854)

[3.5 Router Optimization 12](#_Toc2087855)

[3.6 APB Master 12](#_Toc2087856)

[4 EDA Tool Compatibility 13](#_Toc2087857)

[5 Errata 14](#_Toc2087858)

[6 Changes to Commands and Properties 15](#_Toc2087859)

[6.1 Command Changes 15](#_Toc2087860)

[6.2 Default Property Changes 15](#_Toc2087861)

[6.3 Mesh Property Changes 15](#_Toc2087862)

[6.4 Bridge Property Changes 16](#_Toc2087863)

[6.5 Host Property Changes 16](#_Toc2087864)

[6.6 Interface Property Changes 16](#_Toc2087865)

[6.7 Link Property Changes 16](#_Toc2087866)

[6.8 Router Property Changes 16](#_Toc2087867)

[6.9 VC Property Changes 16](#_Toc2087868)

[6.10 CSB Storage Property Changes 17](#_Toc2087869)

[7 Hot fixes 18](#_Toc2087870)

[7.1 Corrected simulation crash issue when sim\_aid\_enable = yes 18](#_Toc2087871)

[7.2 Removed un-necessary address range checks on CSB 18](#_Toc2087872)

[7.3 SysC FT\_Fabric.h missing address width configuration 18](#_Toc2087873)

[7.4 UPF enhancements 18](#_Toc2087874)

Figures

**No table of figures entries found.**

Tables

**No table of figures entries found.**

# Deliverables

* CFG NocStudio Package contains N7 version of the tool supporting 16 layers and 256 bridges.
* NocStudio executable with interactive GUI.
* Verification checkers to be used in the DV environment.
* Sanity Test Bench.
* Documentation
  1. NocStudio User Manual: The User Guide describes how to set up a system using NocStudio and how to use it to generate CFG IP.
  2. IP Integration Spec: The Integration Manual describes how to integrate a configured network into a larger subsystem.
  3. Technical Reference Manual: The Technical Reference Manual describes how the functionality of the various NoC elements, the features and functions available, and how to dynamically change the functions using the programmer’s mode.

# Installation

## Licensing

NocStudio uses FlexLM based licensing hosted by Intel Central Licensing group using two dedicated license servers: one in Santa Clara and the other is located in Israel.

In addition to LM\_PROJECT, a linux environmental variable *NETSPD\_LICENSE\_FILE* shall be set as shown below in order to access the licenses. The LM\_PROJECT is essential for users not to check out the wrong combination of license features by accident.

setenv NETSPD\_LICENSE\_FILE [7010@netspeed01p.elic.intel.com:7010@netspeed02p.elic.intel.com](mailto:7010@netspeed01p.elic.intel.com:7010@netspeed02p.elic.intel.com)

For teams without LM\_PROJECT defined, a node-locked license file may be issued. Simply copy over the license file under NocStudio installation directory and renamed it as “license.dat”. If the license file resides in a separated folder, user may set environment variable *LM\_LICENSE\_FILE* before opening NocStudio.

## Deliverables / Tarball set

The CFG IPs and their configuration tool NocStudio have been packaged individually for maximum flexibility allowing mix and match. Each release is tagged with <yy><mm> where yy is the last 2 digits of the year and mm is the month in integer. As an example, release in Jan 2019 will be referenced as 1901 release. Un-tar all individual tarballs delivered as part of the tarball set using the command below.

linux% tar zxvf <tarball\_name>.tar.gz

Here is a complete tarball set in a given release: netspeed-<release>.<package>.tar.gz

**Tarball name Description Category**

netspeed-<release>.tar.gz NocStudio Base  
netspeed-<release>.iculibpkg.tar.gz Unicode ICU lib package Base

netspeed-<release>.cruxpkg.tar.gz Crux IP package (non-AMBA) NSIP IP

netspeed-<release>.orionpkg.tar.gz Orion IP package AMBA IP  
netspeed-<release>.geminipkg.tar.gz Gemini IP package AMBA IP  
netspeed-<release>.pegasuspkg.tar.gz Pegasus IP package AMBA IP

netspeed-<release>.ocppkg.tar.gz OCP support package Connectivity  
netspeed-<release>.daupkg.tar.gz Deadlock Avoidance Unit System

netspeed-<release>.syscpkg.tar.gz SysC (PA) support package Flow

netspeed-<release>.cpp48pkg.tar.gz C++ Modeling API support Flow  
package for gcc 4.8

netspeed-<release>.cpp61pkg.tar.gz C++ Modeling API support Flow  
package for gcc 6.1

**Note**:  
The release makes use of Qt libraries covered under LGPL: <http://qt-project.org/downloads>

# Feature Updates

## Configurable Slave Block

The current release allows users to add a Configurable Slave Block, which can be configured at design time with different kinds of on-chip storage like SRAM. Contact CFG Support for more details. This feature is preliminary and doesn’t have CSR support and Low-power support yet.

## Revised Register Names

In the current release, the register names have been revised to suit their functionality better. Refer Technical Reference Manual for details.

## UPF Support

The current release is equipped to support the UPF file generation, along with the CPF files. This feature is preliminary.

## Address Filtering With Reject Ranges

In the current release, address ranges can be specified with reject ranges to reject reads and/or writes for particular addresses, based on user requirements. Contact CFG Support for more details.

## Router Optimization

In the previous release, turn routers were present at each turn contributing to cost and latency. In the current release, NocStudio automatically removes these routers which were used for turn only. The pipeline modules in the RTL now consists of the port\_id in the name.

## APB Master

In this release, the user can add APB Master Port (*apbm*) to the NoC. This is a *BETA feature*.

Note that APB Slave ports are to be instantiated as *apb* itself and not *apbs*.

# EDA Tool Compatibility

* Cadence EDA tools were used for verification and synthesis of this product.
* Incisive RTL Simulator 15.22.012
* Genus RTL Synthesis 15.20-p004\_1
* HAL Linting tool 13.20.036
* Conformal 15.10.120
* Compatibility testing has been done with VCS J-2014.12-SP3-3.
* For Platform Architrect, used GCC version is gcc-6.1.0a. (Backward compatible upto gcc-5.2.0-64)
* Please refer to IP Integration specification to enable/disable specific CFG checker in order to resolve or workaround any verification related issues, if any.

Contact your CFG or Synopsys support team for assistance.

# Errata

None

# Changes to Commands and Properties

## Command Changes

|  |  |
| --- | --- |
| **Command Name** | **Comment** |
| add\_config\_slave\_block | Command to add a configurable slave block and its bridge |
| add\_csb\_storage | Command to add a storage component to a configurable slave block |
| del\_csb\_storage | Command to delete a storage component from a configurable slave block |
| list\_csb\_storage | Command to lists the storage components in one or more configurable slave blocks |
| csb\_storage\_prop | Command to set or view a named property of a storage component in the configurable slave block |

## Default Property Changes

|  |  |  |
| --- | --- | --- |
| **Property Name** | **Default Value** | **Comment** |
| axi4\_sai\_enable | no | This property on master bridges will expose additional AxSECGRP signals on the AXI AR and AW interfaces. |

## Mesh Property Changes

|  |  |  |
| --- | --- | --- |
| **Property Name** | **Default Value** | **Comment** |
| register\_based\_sai | no | If this property is set to yes, then register based SAI is enabled. If set to no, SAI related pins will be created on the Master and Slave bridges |

## Bridge Property Changes

|  |  |
| --- | --- |
| **Property Name** | **Comment** |
| axi4\_sai\_enable | This property on master bridges will expose additional AxSECGRP signals on the AXI AR and AW interfaces. |
| axi4m\_ar\_scgrp\_enable | This property determines which bits in the SAI access register are enabled |
| axi4m\_aw\_scgrp\_enable | This property determines which bits in the SAI access register are enabled |

## Host Property Changes

|  |  |  |
| --- | --- | --- |
| **Property Name** | **Default Value** | **Comment** |
| csb\_exclusive\_support | no | This property controls whether exclusive monitors are present in the configurable slave |
| csb\_data\_width | 64 | This property sets the data width of the configurable slave block |
| llc\_exclusive\_support | yes | This property controls whether exclusive monitors are present in LLC and ICCC. |

## Interface Property Changes

None

## Link Property Changes

None

## Router Property Changes

None

## VC Property Changes

None

## CSB Storage Property Changes

|  |  |  |
| --- | --- | --- |
| **Property Name** | **Default Value** | **Comment** |
| csb\_storage\_memory\_in\_width | 1 | This property sets the number of info bits needed as input to the CSB storage memory component |
| csb\_storage\_memory\_out\_width | 1 | This property sets the number of info bits needed as output to the CSB storage memory component |
| csb\_storage\_bandwidth\_delay | 1 | This value specifies the bandwidth of the directory |
| csb\_storage\_addr\_range | n/a | This property specifies a sub-address range for a storage component inside a configurable slave block |
| csb\_storage\_ecc\_enable | no | This property enables or disables ECC on the storage component in the configurable slave block. |
| csb\_storage\_num\_banks | 1 | This property sets the number of banks on the storge component inside the configurable slave block |
| csb\_storage\_latency | 1 | This property sets the latency which includes the latency for look-ups in the SRAM |
| csb\_storage\_secure\_access\_enable | no | This property enables or disables the need for secure accesses to the storage component in the configurable slave block. |
| csb\_storage\_type | Undefined | This property sets the type for the storage component in the configurable slave block. |
| csb\_storage\_capacity | 0 | This property sets the total capacity in KB for the storage component in the configurable slave block. |

# Hot fixes

## Corrected simulation crash issue when sim\_aid\_enable = yes

An issue related to NocStudio performance simulator crashes when sim\_aid\_enable = yes has been corrected. This allows users to mimic system serialization behavior while maintaining AXI ordering.

## Removed un-necessary address range checks on CSB

An un-necessary address range check on Configurable Slave Block with multiple storages has been relaxed. This allows users to configure continuguous and flexible addressing scheme for the system.

## SysC \*.tcl missing address width configuration

A missing address width configuration found in systemc/SC\_Model/\*.tcl has been corrected. For system with address width greater than 32, the user can now model full system address with minimal file modification before running Synopsys PA or PA-Ultra.

## UPF enhancements

A few corrections on UPF generation has been corrected. Please note that this feature remains preliminary in 1901\* release.

Intel Corporation

2200 Mission College Blvd,

Santa Clara, CA – 95054.